JPS6243407Y2 - - Google Patents
Info
- Publication number
- JPS6243407Y2 JPS6243407Y2 JP1983137476U JP13747683U JPS6243407Y2 JP S6243407 Y2 JPS6243407 Y2 JP S6243407Y2 JP 1983137476 U JP1983137476 U JP 1983137476U JP 13747683 U JP13747683 U JP 13747683U JP S6243407 Y2 JPS6243407 Y2 JP S6243407Y2
- Authority
- JP
- Japan
- Prior art keywords
- input
- circuit
- scanning
- signal
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Input From Keyboards Or The Like (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
- Programmable Controllers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13747683U JPS6047056U (ja) | 1983-09-05 | 1983-09-05 | プログラマブル・コントロ−ラの入力装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13747683U JPS6047056U (ja) | 1983-09-05 | 1983-09-05 | プログラマブル・コントロ−ラの入力装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6047056U JPS6047056U (ja) | 1985-04-02 |
JPS6243407Y2 true JPS6243407Y2 (en]) | 1987-11-11 |
Family
ID=30308777
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13747683U Granted JPS6047056U (ja) | 1983-09-05 | 1983-09-05 | プログラマブル・コントロ−ラの入力装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6047056U (en]) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57120107A (en) * | 1981-01-17 | 1982-07-27 | Koyo Denshi Kogyo Kk | Sequence controller |
-
1983
- 1983-09-05 JP JP13747683U patent/JPS6047056U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6047056U (ja) | 1985-04-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63146298A (ja) | 可変語長シフトレジスタ | |
KR910003382B1 (ko) | 레지스터를 구비한 반도체 메모리 장치 | |
JPH0612863A (ja) | デュアルポートdram | |
JPH0514358B2 (en]) | ||
JPS58196671A (ja) | 半導体記憶素子 | |
KR930017025A (ko) | 멀티시리얼 액세스 메모리 | |
JPS6243407Y2 (en]) | ||
TW332267B (en) | Batch circuit for plug/play in peripheral component interconnect bus | |
JPS5633769A (en) | Control method for writing to buffer memory device | |
EP0276852A2 (en) | Random access memory device with nibble mode operation | |
JPH02208897A (ja) | 半導体記憶装置 | |
KR920004414B1 (ko) | 프로세서와 코프로세서의 프로세서간 통신방식 | |
JP2595707B2 (ja) | メモリ装置 | |
KR0145538B1 (ko) | 전전자 교환기에서 하위레벨 프로세서 보드상의 갈 통합 방법 | |
JPH04232700A (ja) | 半導体記憶装置 | |
JPH0376094A (ja) | 半導体記憶装置 | |
RU1805496C (ru) | Запоминающее устройство | |
KR900008069B1 (ko) | 프로그램어블 로직 콘트롤러에서 비트어드레싱 방식을 이용한 데이터 메모리회로 | |
JPS6030872Y2 (ja) | 磁気バブル記憶装置 | |
JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
JPH01112449A (ja) | 速度変換メモリ装置 | |
KR920009435B1 (ko) | 듀얼 포트 메모리 소자의 데이타 전송방법 | |
JPS60113392A (ja) | 半導体メモリ装置 | |
JPH0294094A (ja) | データ記憶装置 | |
JPS61118793A (ja) | メモリ集積回路 |